

GA-E350N-USB3

www.xinxunwei.com 400-800-9990



Revision : 1.02

01	COVER SHEET
02	BOM & PCB MODIFY HISTORY
03	BLOCK DIAGRAM
04	APU DDRIII, PCI_E
05	APU CONTROL
06	APU POWER & GND
07	DDRIII CHANNEL A
08	RTM880T-792/S
09	HUDSON PCIE/PCI/CPU/LPC/CLK
10	HUDSON ACPI/GPIO/USB/AUDIO
11	HUDSON SATA/IDE/HWM/SPI
12	HUDSON POWER & GND
13	PCI_E x4, VGA
14	HDMI ,DVI
15	ITE 8720 JX
16	ALC892 CODEC
17	AUDIO JACK
18	F_USB, FAN, HWMO
19	POWER SEQUENCE ,EUP
20	VCORE (PWMISL6329+6612)
21	SB, APU18 V, APU10V, VCC11_DUAL POWER
22	DDR POWER , VCC18
23	LAN RTL8111E
24	NEC USB3 uP720200
25	


GIGABYTE™			
Title COVER SHEET			
Size	Document Number	Rev	
Custom	GA-E350N-USB3	1.02	
Date:	Tuesday, January 25, 2011	Sheet	1 of 24

Circuit or PCB layout change for next version

P-Code: U99054-0


[illegible]

**Clock
Generator**
RTM880T-792 **8**






MEM CHA



A0 A1


-DQSA[0..7] <-> DQSA[0..7] <->
DQSA[0..7] <-> DQSA[0..7] <->
DMA[0..7] <-> DMA[0..7] <->

NB_HEATSIN






X2



NB_HS[12SF2-S0402B-01R]



PCI E slot TX need CAP close to slot side
Ref to GND.



HOLE_4-RH-5MM-5PIN-1







HOLE_4-RH-5MM-1


HOLE_4-RH-5MM-5PIN-1

GIGABYTE™

COVER SHEET		
Title	Document Number	Rev
Size	Custom	GA-E350N-USB3
Date	Tuesday, January 25, 2011	1.02
Sheet	4	of 24








NO. CLK IN INPUT TABLE

NO. CLK IN	RS740	RX780	RS780
HT_REFCLKP	66M SE(SE)	100M DIFF	100M DIFF
HT_REFCLKN	NC	100M DIFF	100M DIFF
REFCLK_P	14M SE (3.3V)	14M SE (1.8V)	14M SE (1.1V)
REFCLK_N	NC	NC	vref
GFX_REFCLK*	100M DIFF	100M DIFF	100M DIFF
GPP_REFCLK	NC	100M DIFF	100M DIFF(OUT)
GPSPB_REFCLK	100M DIFF	100M DIFF	100M DIFF

* the GFX_REFCLK input is required for all cases





GIGABYTE™

Title	RTM880T-792	
Size	Document Number	Rev
Custom	GA-E350N-USB3	1.02
Date:	Tuesday, January 25, 2011	Sheet 6 of 24






PLACE THESE PCIE AC COUPLING
CAPS CLOSE TO SB850

S.B HEATSINK



Hudson-M1: 1. Don't have PCI controller.
2. Don't support GbE MAC. 3. Don't support Flash controller.



CLRCMOS	
SHORT	CLEAR CMOS
OPEN	NORMAL

NOT ADD ICT FOR RTCVDD PIN

GIGABYTETM

Title

ATI SB700 PCIE/PCI/CPU/LPC

Size Custom

Document Number

GA-E350N-USB3

Rev

1.02




Date: Tuesday, January 25, 2011

Sheet

9


 of


24





either HWM inputs or PWR_GD signals
can be used for power-up sequencer





























[illegible]





www.xinxunwei.com 400-800-9990





CPU FAN









<15> CHARGE_SEL1 <
DEFAULT H, STABYBY POWER





			
Title			
COM/F_USB			
Size	Document Number	Rev	
Custom	GA-E350N-USB3	1.02	
Date: Tuesday, January 25, 2011		Sheet 18 of 24	











VCC_SB



GIGABYTE

Title			Rev
NB/SB POWER,VCC12HT,VDDA25,VCC12Dual			1.02
Size	Document Number		
Custom	GA-E350N-USB3		
Date:	Tuesday, January 25, 2011	Sheet	21 of 24



GIGABYTE™

Title	DDRII POWER , VCC18
-------	---------------------

Size	Document Number	Rev
Custom	GA-E350N-USB3	1.02

Date:	Tuesday, January 25, 2011	Sheet	22	of	24
-------	---------------------------	-------	----	----	----

USB_LAN

